

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S  
INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO.  
BU9-97-224B

SERIAL NO.

09/678.742

APPLICANT:  
P. Hongsinger et al.FILING DATE:  
ConcurrentlyGROUP: 2825  
~~Unassigned~~J08824 S. PTO  
09/678742  
10/04/00

## REFERENCE DESIGNATION

## U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)
W	5,430,602	<del>3-31-93</del> 7/95	Chin et al.			
	5,637,900	<del>4-6-95</del> 10/97	Ker et al.			
	5,610,427	<del>4-22-96</del> 3/97	Shida			
	5,063,429	<del>9-17-90</del> 11/91	Crafts			

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

## OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

W		A. G. George, et al., "Packaging Alternatives to Large Silicon Chips: Toled Silicon on MCM and PWB Substrates", IEEE, 1996, pp. 699-708.
		M. Ker, et al., "Whole-Chip ESD Protection Design for Submicron CMOS VLSI", IEEE, June 1997, pp. 1920-1923.
		P. Zuchowski, et al., "I/O Impedance Matching Algorithm for High-Performance ASICs", ASIC 1997 Conference. no page #s
		B. Basaran, et al., "Latchup-Aware Placement and Parasitic-Bounded Routing of Custom Analog Cells", IEEE, 1993, pp. 415-421.
		J. Easton, et al., "A System Engineering Approach to Design of On-Chip Electrostatic Discharge Protection", IEEE, 1996, pp. 22-28.
		B. Rodgers, et al., "Attacking ESD", Circuits Assembly, June 1995, p. 40 only.
		S. Beebe, "Methodology for Layout Design and Organization of ESD Protection Transistors", EOS/ESD Symposium, 1996, pp. 265-275.
		W. Russell, "Defuse the Threat of ED Damage", Electronic Design, March 6, 1995, p. 115 only.
		C. Duvury, et al., "ESD: A Pervasive Reliability Concern for IC Technologies", Proceeding of the IEEE, Vol., 81, No. 5, May 1993, pp. 690-702.
		Jim Lipman, "Postlayout EDS Tools Lock Onto Full-Chip Verification", EDN, October 10, 1996, pp. 93-104.

EXAMINER

W. H. H. H.

DATE CONSIDERED

11/05/02

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.